

A high performance grounded voltage controlled positive resistor

Charu Rana, Neelofar Afzal*, Dinesh Prasad

Jamia Millia Islamia, New Delhi, India

*Corresponding author

Abstract: A simple high performance grounded voltage controlled positive resistor (GVCPR) is proposed in this paper. The inherited features of GVCPR are simplicity, broad range of programmability, wider bandwidth and low power dissipation. The power dissipation of GVCPR measured is 22.6 μ W. A programmable reciprocal circuit as an application of proposed GVCPR is also suggested. The circuits are simulated using SPICE on 0.13 μ m CMOS technology to demonstrate the efficacy of proposed circuits.

Keywords: CMOS, programmable, resistor, reciprocal circuit

1. Introduction

The enormous demand of portable integrated circuits for low power applications is inciting researchers to develop low power analog circuits. Low power dissipation is imperative to any battery based application for prolonged battery life [1]. One of the basic elements of analog signal processing applications is resistor. The main features considered to select a resistor for an application are accuracy, programmability and utmost low power dissipation of resistor. Several resistors have been realized [2-7] using CMOS technology and can be tuned externally. The main drawbacks of existing grounded resistors are narrow range of programmability, bandwidth, power dissipation and large silicon area. Subsequently, the blocks realized using these resistors such as modulators and oscillators [8-9] also result into undesirable high power dissipation. This paper proposes a new CMOS grounded voltage controlled positive resistor (GVCPR) which offers programmability, wider bandwidth and low power dissipation. A new programmable reciprocal circuit is also presented as an application of GVCPR.

The implementation of proposed grounded voltage controlled positive resistor (GVCPR) is given section II. Section III describes the application of GVCPR. Section IV discusses the second order effects and section V and VI show the simulation results and conclusion.

2. Proposed GVCPR

Fig. 1 shows the configuration of GVCPR comprised of seven transistors where M1, M2 and M3 are NMOS transistors and M4, M5, M6 and M7 are PMOS transistors. M1 is working in triode region whereas all other transistors are operating in saturation region. V_c is the voltage applied at gate terminal of M1 to control the resistance of the circuit for programmability. According to square law relation, the drain current equation for M1 operating in triode region is given by Eq. 1.

$$I_1 = (V_c - V_{tn1})V_{in} - \frac{V_{in}^2}{2} \quad (1)$$




Figure. 1. Proposed GVCPR

The condition to be fulfilled for proper operation is $|V_{in}| = V_{DS1} < (V_{GS1} - V_{tn1})$ where k_1 is the transconductance parameter and V_{tn1} is the threshold voltage of M1. The value of V_c should be selected greater than threshold voltage V_{tn1} . Transistor M2 works when $V_{in} \geq 0$ and its drain current can be expressed as

$$I_2 = k_2 \left(\frac{V_{in}^2}{2} \right) \quad (2)$$

The gate input of M3 is generated by bias circuit consisting of transistors M4, M5, M6 and M7 operating in saturation region. It works when $V_{in} < 0$. Assuming that the transconductance parameters and threshold voltages of all transistors of bias circuit are equal then, $V_{GS4} = V_{GS6}$ and $V_{GS5} = V_{GS7}$.

$$V_c + V_{in} = V_x + V_{ss} \quad (3)$$

$$V_b = V_{in} - V_c - V_{tn} \quad (4)$$

Where the value of V_{ss} must be chosen more than V_c for desired operation.

The drain current of transistor M3 is expressed as

$$I_3 = k_3 \left(\frac{V_{in}^2}{2} \right) \quad (5)$$

According to the nodal analysis, the input current I_{in} is summation of I_1, I_2 and I_3 and further can be given as

$$I_{in} = k((V_c - V_{tn1})V_{in}) \quad (6)$$

The transconductance parameters of M1, M2 and M3 are assumed to be same $k_1 = k_2 = k_3 = k$. The non-linear term of current I_1 got cancelled by I_2 and I_3 for $V_{in} \geq 0$ and $V_{in} < 0$ respectively.

Hence, the expression for input resistance is

$$R_{eq} = \frac{V_{in}}{I_{in}} = \frac{1}{k(V_c - V_{tn1})} \quad (7)$$

The proposed resistor can be programmed by the voltage V_c .

3. Reciprocal Circuit

Fig. 2 shows the proposed reciprocal circuit ($1/X$) implemented using a PMOS based current mirror: M4 and M5 and the proposed GVCPR. It can be tuned by a bias current I_{ref} . The gate of M1 transistor is connected to input

voltage V_{in} and V_{dd} is equal to $-V_{tp}$. M1 is operating in linear region with gate voltage V_{in} more than drain voltage V_x . I_{ref} is the summation of drain currents I_1, I_2 and I_3 of transistors M1, M2 and M3 respectively.

Again, it is assumed that the transconductance parameters of GVCPR's transistors as well as of current mirror transistors are equal and V_{out} is the drain to source voltage of M1. After using Eq. (1-6) and Kirchhoff's current law, current I_{ref} can be written as following:

$$I_{ref} = k*(V_{in}-V_{tn1})*V_x \tag{8}$$

$$V_{out} = \frac{I_{ref}}{k*(V_{in}-V_{tn1})} \tag{9}$$

Hence, reciprocal circuit is realized which can be programmed by bias current, I_{ref} .




Figure. 2. Proposed Reciprocal Circuit

4. Second order effects

It is necessary to consider second order effects such as mobility degradation and mismatching of components to consider non-idealities.

4.1 Mobility Degradation

The carrier's mobility decreases under high electric field and is given by the expression:

$$\mu = \frac{\mu_0}{1-\theta(V_{gs}-V_{tn})} \tag{10}$$

Where μ_0 is the surface mobility at room temperature, V_{gs} is the gate to source voltage and V_{th} is the threshold voltage of MOSFET. The value of mobility degradation parameter θ ranges from 0.001 V^{-1} to 0.1 V^{-1} which is extremely small and causes insignificant deviation.

4.2 Mismatching Effects

The output voltage expression of the GVCPR depends upon threshold voltage whereas reciprocal circuit output is independent of it. The mismatches in threshold voltages of transistors in GVCPR circuit can add a dc offset to expression of equivalent resistance which can be nullified by an offset applied externally. Secondly, the inequality of transconductance parameters can also cause deviation from the desired result. Assume that

the k is transconductance parameter of $M1$ and $k + \Delta k$ of $M2$. The current expression given in Eq. 4 can be rewritten as follows:

$$I_{in} = I_1 + I_2 + \Delta I_2 \tag{11}$$

The term ΔI_2 is due to Δk_2 and the value of Δk_2 is much smaller to affect the expression by considerable amount. Moreover, a dc offset current can be added to circuit to nullify this mismatch.

5. Simulation Results and Comparison

The circuits proposed in this paper have been validated through simulations using SPICE in 0.13 μm CMOS technology with level 49 ($V_{tn} = 0.0816 \text{ V}$, $V_{tp} = -0.215 \text{ V}$, $\mu_{n0} = 407.085 \text{ cm}^2 / (\text{V} \cdot \text{s})$, $\mu_{p0} = 114.645 \text{ cm}^2 / (\text{V} \cdot \text{s})$ and $T_{ox} = 3.1 \text{ nm}$). The aspect ratios of all transistors of GVCPR are chosen to be 1:1. Fig. 3 shows DC characteristics of GVCPR for different values of control voltage V_c ranging from 0.6 V to 1.5 V and respective values of R_{eq} are given in the table 1. It can be seen that it is validating the analytical analysis as it functions as a linear resistor programmable by V_c with values of equivalent resistance, R_{eq} varying from 1.65 K Ω to 0.40 K Ω . It is noteworthy that the total power dissipation observed is only 22.6 μW . The frequency response of GVCPR for $R_{eq} = 1.65 \text{ K}\Omega$ at $V_c = 0.6 \text{ V}$ is shown in the fig. 4 and the bandwidth obtained is 288 MHz. The total harmonic distortion (THD) measured is upto 2.7% for maximum value of $I_{in} = 50 \mu\text{A}$. The transient analysis of GVCPR is depicted in fig. 5, sinusoidal input current of 40 μA is applied and time domain and Fourier transform response of V_{in} is analyzed.

The comparison of proposed GVCPR with reported literature is given in the table 2. It can be seen that the proposed GVCPR has achieved wider bandwidth and low power dissipation compared to existing resistors. The control voltage V_c ranges from 0.6 V to 2 V to tune the resistance. The supply voltages are $V_{dd} = V_c$ and $V_{ss} > -V_c$.




Figure 3. DC characteristics of GVCPR

The aspect ratios selected for PMOS and NMOS transistors to implement reciprocal circuit are 1:1. The DC characteristics of reciprocal circuit are shown in the fig. 6 for different value of I_{ref} from 10 μA to 50 μA . The THD analysis with less than 2.94% is observed when input voltage from 0.5 V to 2.0 V applied separately at frequency = 1 MHz. The maximum power dissipation of reciprocal circuit achieved is 31.7 μW at $I_{ref} = 50 \mu\text{A}$ which is quite remarkable. Thus, the performance of proposed reciprocal circuit is better than the existing counterpart [10].




Figure 4. Frequency response of GVCPR




Figure 5. Transient Analysis of GVCPR

Table 1. Req values for different values of Vc

Vc(V)	0.6	0.65	0.7	1.0	1.25	1.5	2.0
Req(K Ω)	1.65	1.23	1.0	0.562	0.473	0.431	0.400




Figure 6. DC characteristics of reciprocal circuit

Table 2. Comparison of proposed GVCPR with existing resistors.

Parameters	[2]	[4]	[5]	[6]	[8]	Proposed work
No. of Transistors	9	2- MO S	1, 3- R,	3	22, 2- R	7
No. of biasing voltage/currents	2	1	1	1	3	0
Technology (μm)	-	0.25	-	0.25	0.35	0.13
Supply voltages(V)	± 5	± 0.7 5	± 2.5	± 1.25	± 1.65	$V_{dd}=V_c$ $V_{ss}>-V_c$
Resistance range(K Ω)	200 to 60	4 to 2	-	<2.63	15 to 5	1.65 to 0.40
Power dissipation (μW)	-	254	-	440	2600	22.6
Bandwidth (MHz)	-	-	-	>100	100	288
Control Voltage Range(V)	2.4 to 3.3	0.10 to 0.75	-	0.65 to 2.0	00,10, 01	0.60 o 2.0

6. Conclusion

This paper proposes a new grounded voltage controlled positive resistor with power dissipation of only 22.6 μ W and bandwidth of 288 MHz. GVCPR can be programmed while validating the claimed theoretical results by simulation results. Programmable reciprocal circuit is also presented as an application of GVCPR. These blocks are believed to be beneficial for high performance analog applications.

References

- [1]. C.J.B. Fayomi, M. Sawan, and G.W. Roberts, "Reliable circuit techniques for low-voltage analog design in deep submicron standard CMOS: a tutorial". *Analog Integr. Circuits Signal Process.* 2004; 39(1):21–38.
- [2]. Z. Wang, "Novel voltage-controlled grounded resistor". *Electronics Letters* 1990 26(20) :1711-1712.
- [3]. G. Wilson, P.K.Chan, "Novel voltage-controlled grounded resistor". *Electronics Letters* 1996;25(25);1725-1726.
- [4]. R. Pandey, M. Gupta, "FGMOS Based Voltage-Controlled Grounded Resistor" *Radioengineering* 2010; 19(3):455-459.
- [5]. B. Maundy, S. Gift and P. Aronhime, "Practical voltage/current controlled grounded resistor with dynamic range extension". *IET Circuits, Devices & Syst.* 2008; 2(1):201-206.
- [6]. E. Yuce, S. Tokat, and F. Yucel: "A new wideband electronically tunable grounded resistor employing only three MOS transistors". *Turkish J. of Elect. Engg. & Comp. Sci.* 2014
- [7]. Edgar Lopez-Delgadillo et. al., "A digitally programmable active resistor with CMOS technology". *IEICE Elec. Express* 2015;12:1-10.
- [8]. R. Sotner et al., " Simple CMOS voltage differencing current conveyor based electronically tunable quadrature oscillator". *Electronics Letters* 2016; 52(12): 1016–1018.
- [9]. Peyman Ahmadi et al, "A new second order filter in 130nm CMOS". *IEEE Transactions on circuits and systems II: Express briefs* 2016; 63(3): 249-253.
- [10]. M. Van De Gevel, J.C. Kuenen, "Simple Low Voltage Weak Inversion MOS 1/X circuit". *Electronic Letters* 1994; 30(20):163-1640.